Abstract: Electrostatic discharge (ESD) free bootstrapped BiCMOS inverter circuit is proposed. The proposed driver circuit uses the bootstrapped technique; the transistor base voltage is higher than the supply voltage. The input of circuit is arranged to protect the electrostatic discharge problem, the output waveform is able to have full swing. The proposed circuit consumes low power with small delay time. The transistors in the circuit operate with high performance and efficient.
INTRODUCTION
Many attempts have been done to decrease the supply voltage of the digital circuits from 5 volts to be lower such as 1.2 volts. The speed of the circuit is increased but the output of the signal cannot be full swing. Thus, the developments of BiCMOS circuits rapidly grow [1] . The BiCMOS technology developments at low supply voltage effect with the thin gate-oxide thickness including with the junctions of source and drain are shallow. The electrostatic discharge (ESD) is occurred and it may damage the circuit [2, 3] . Thus, the protection is carried on; the input circuit is designed incorporating with protection circuit which has more thickness gate-oxide, with thick junctions of source and drain in order to reduce the effects of electrostatic discharge. This paper proposes a technique of parasitic diode [4] with bootstrapped technique. Fig. 1 shows the proposed bootstrapped BiCMOS inverter circuit using parasitic diode, the output of the proposed circuit is complementary style. The input circuit is designed by using the source as receiver part. Thus, it is able to protect the ESD.
PROPOSED CIRCUIT
The design method for the receiver part can be described from Fig. 2 . While the high voltage level such as electrostatic discharge presents as input of the circuit, the parasitic diode acts as forward biasing for source and substrate and then by-passing that high voltage level to ground or to supply voltage, the circuit is not damaged.
The operation principle of the proposed circuit as shown in Fig. 1 and can be described while the input voltage level of the circuit is the same as the supply voltage, the transistor M5 operates. Then, the base of transistor Q2 is going to have the biasing and the transistor Q2 operates. As the output signal level of the circuit approaches to zero and feeds back to INV1 and INV2. Therefore, the output signal level of the circuit is zero. The operation of INV1 and INV2 effect with transistors M5 and Q2, the transistors M5 and Q2 stop operating, respectively in order to save the energy.
At the same time, the transistor M1 operates because of the zero volt of gate terminal of M1. The charging via C boot occurs; this capacitor is implemented from source-to-drain connection. The output voltage level maintains at zero volts because of the operations of INV1 and INV2.
The next, if the input voltage level is zero volts, the transistor M4 operates and then the transistor M2 also operates. The voltage level at gate terminal is lower than the critical voltage level, C boot discharges via the transistor M2 through the base of the transistor Q1 operates the output voltage level of the circuit increases and approaches to the supply voltage. The feedback signal from the emitter terminal of transistor Q1 to C boot , the voltage level at the base terminal of transistor Q1 is higher than the supply voltage as shown in Fig. 3 . Thus, the transistor Q1 operates with full performance and the output voltage level of the circuit is the same as the supply voltage. 
RESULTS
All simulation results have been carried out based on HSpice [5] by using 0.35µm BiCMOS technology process. The comparison of the result is done by comparing the results from CMOS with the results from BFBiCMOS (Bootstrapped full-swing BiCMOS) based on the parameters of devices as shown in Table 1 [1].
Let the supply voltage is 1.2 volts and the input signal of the circuit is square wave with 1.2 volt, 50 MHz frequency, the rise time and the fall time are 0.2 ns. Fig. 4 shows the simulation model of the proposed circuit by connecting 4 inverters in serial connection in order to compare with the CMOS and BFBiCMOS [1] as mentioned in Figs. 5 and 6 , respectively. The propagation delay time will be carried out at the output of the third inverter; each output of inverter is connected with the same load capacitance (C L ). Table 1 Figs. 7 and 8 show the waveforms of input and output signal of the proposed circuit when compared with BFBiCMOS circuit. 9 shows the comparison of the propagation delay time of the proposed circuit and BFBiCMOS circuit. It is obviously shown that the proposed circuit has the better operation and performance when compared with the conventional CMOS circuit and BFBiCMOS circuit. For the small capacitive load, the conventional CMOS circuit has the less propagation delay time than the proposed circuit. As the capacitive load is 1 pF, the propagation delay time of the proposed circuit decreases to be 77% and 11% when compared with the conventional CMOS circuit and BFBiCMOS circuit, respectively. The delay to load sensitivity of the proposed circuit is 464 ps/pF, for the conventional CMOS circuit and BFBiCMOS circuit are 521 ps/pF and 2046 ps/pF, respectively. The power dissipation of each circuit is compared with each other. Fig. 10 shows that the conventional CMOS circuit which has low power dissipation because of its simple structure consisting of two transistors, while the BFBiCMOS circuit has the highest power dissipation. The proposed circuit has the least power dissipation than the BFBiCMOS, the circuit design needs the transistor operate in very short period.
CONCLUSION
The electrostatic discharge free bootstrapped BiCMOS inverter circuit proposed by using the bootstrapped technique and parasitic diode of CMOS. Therefore, it is suitable for using with 1.2 volt supply voltage level. The proposed circuit is able to have full swing; it has the propagation delay time less than the conventional CMOS circuit and BFBiCMOS circuit. The HSpice program simulator is used to carry out the signal at various terminals.
